ABSTRACT

A method of determining an optimal transistor fanout. The method includes creating a sizing model by replacing at least one logic element in a circuit description with a sizing element that includes a dynamic resistor. The method also includes determining a steady

5   state solution to the sizing model and determining at least one transistor fanout from the steady state solution.